




Simplicity comes at a cost however. Comparing the I–V curves produced by the model to those of the actual devices (BSIM-4 SPICE model), a large discrepancy can be observed for intermediate values of Pos (around Vr<sub>0.5.0</sub>). When using the model for the derivation of propagation delays (performance) of a CMOS gate, accuracy in this section of the overall operation region is not that crucial. What is most important is that the values


of current at the highest values of  $V_{\rm DS}$  and  $V_{\rm GS}$  are predicted correctly — as these predominantly determine the charge and discharge times of the output capacitor. Hence, the propagation delay error is only a couple of percents, which is only a small penalty for a major reduction in model complexity.

helpy & Idy









(eg.) for 
$$\rho$$
 type substrate  $N_A = 4 \times 10^{10} \text{ cm}^3$ 

Polysilizion gate doping  $N_D = 2 \times 10^{20} \text{ cm}^3$ 
 $P_{+}(\text{substrate}) = \frac{kT}{g} ln(\frac{N_{\perp}}{1N_A})$ 
 $= \frac{1.39 \times 10^{-23}}{g} \times 300 \text{ [K]} ln(\frac{1.45 \times 10^{-2}}{4 \times 10^{10}})$ 
 $= 0.026 \text{ [V]} \times (-19.435) = -0.505 \text{ [V]}$ 
 $P_{+}(\text{gat}) = \frac{kT}{g} ln(\frac{N_D}{N_{\perp}}) = 0.026 \text{ [V]} ln(\frac{2 \times 10^{-20}}{1.45 \times 10^{-20}})$ 
 $= 0.026 \text{ [V]} \times (+29.347) = +0.607 \text{ [V]}$ 

work function difference between gate and channel,

 $P_{+}(\text{gat}) = P_{+}(\text{substrate}) - P_{+}(\text{gat}) = -0.505 - 0.807$ 
 $= -1.11 \text{ [V]}$ 

Depletion region charge density at 
$$V_{gg} = 0$$

$$Q_{go} = -\sqrt{29 \text{ NA}} \in_{\pi} \left[ -24 \text{ (wharate)} \right]$$

$$= -\sqrt{2 (1.6 \times 10^{14}) (+10^{13}) (1.7 \times 8.85 \times 10^{14})} \left[ 2(0.90) \right]$$

$$= -1.16 \times 10^{6} \text{ Ce} / \text{cm}^{2}$$

$$0 \times 10^{6} \text{ interface charge}$$

$$Q_{0} \times = 9 \text{ N}_{0} \times = 1.6 \times 10^{14} \text{ Ce} / \text{cm}^{2}$$

$$= 6.4 \times 10^{9} \text{ Ce} / \text{cm}^{2}$$

$$Cox = \frac{60x}{16 \times 10^{8}} = \frac{3.91 \times 8.85 \times 10^{14} \text{ F/cm}}{16 \times 10^{8} \text{ cm}} = 2.20 \text{ MF/cm}^{2}$$

$$V_{0} = 4 \text{ Ce} / \text{cm} / \text{cm}^{2}$$

$$V_{0} = 4 \text{ Ce} / \text{cm} / \text{cm}^{2}$$


$$V_{0} = 4 \text{ Ce} / \text{cm} / \text{cm}^{2}$$


$$V_{0} = -1.11 \text{ Ce} / \text{co} / \text{co} / \text{co} / \text{co} / \text{co} / \text{ce} / \text{ce}$$


$$= -1 \cdot 11 + 1 \cdot 01 + 0.5 = 7 - 2.4 | \times 10^{7}$$

$$= 0.427 | \times 10^{1} = \sqrt{70}$$

$$= \sqrt{2} | \cdot 0.427 | \cdot 0.427$$







For Long channel NMOSTs via Gradual channel approx.

Linear TPS = 
$$Mn C_{0X} \frac{W}{2} \left[ 2(V_{45} - V_{7})V_{95} - V_{95} \right] (3.34)$$

Saturation TPS =  $Mn C_{0X} \frac{W}{L} \left[ 2(V_{45} - V_{7})(V_{45} - V_{7}) \right] (3.34)$ 

Vas  $V_{7} = V_{95}$  -  $(V_{45} - V_{7})^{2}$ 

=  $Mn C_{0X} \frac{W}{L} \left( V_{45} - V_{7} \right)^{2}$ 

Channel Length Modulation parameter  $N$ 

L  $M = M C_{1} - N C_{1} + M C_$ 

Similarly -50r pM05 to not Un (+ypo)


I spring = 
$$\frac{\mu_{p} C_{ox}}{2} \frac{W}{L} \left[ 2(V_{q5} - V_{7})V_{p5} - V_{p5}^{2} \right] (3.58)$$


For  $V_{q5}(V_{7}(0.4 V_{p5}) V_{q5} - V_{q5}^{2})$ 


Which is same as

 $\frac{\mu_{p} C_{ox}}{2} \frac{W}{L} \left[ 2(V_{5q} + V_{7})V_{7} - V_{7}^{2} \right]$ 

Is  $0.50t = \frac{\mu_{p} C_{ox}}{2} \frac{W}{L} \left( V_{q5} - V_{7}^{2} \right) \left( 1 + 2 V_{5p} \right) \left( 3.59 \right)$ 
 $\frac{1 - 2V_{p5}}{2} V_{p5}^{2} V_{p5}^{2$ 







Papletion capacitance of a reversely biased "abrupt" p-N junction:

(approximation)

$$\chi_{J} = \frac{2 \, \epsilon_{Si}}{g} \frac{N_{A} + N_{P}}{N_{A} \cdot N_{P}} \left( \frac{4}{6} - V \right) \quad (3.123)$$
where  $\phi_{O} = \frac{RT}{g} \ln \frac{N_{A} \cdot N_{P}}{N_{A} + N_{P}} \quad (3.124)$ 

$$= A \sqrt{2 \, \epsilon_{Si}} \frac{q}{g} \frac{N_{A} \cdot N_{P}}{N_{A} + N_{P}} \left( \frac{4}{9} - V \right) \quad (3.125)$$

$$C_{j}(v) = \left| \frac{dQ_{j}}{dv} \right|$$

$$= A \left| \frac{G_{ij}g \, N_{A} \, N_{D}}{v_{A} + N_{D}} \right| \sqrt{\phi_{o} - V} \qquad (3.127)$$
More generally, with junction grading
$$C_{j}(v) = \frac{A \, C_{j} \, o}{(1 - \frac{V}{\phi_{o}})^{m}} \qquad (3.12d)$$
where
$$m = \text{grading coefficient}$$

$$= \frac{1}{2} \quad \text{abrupt}$$

$$= \frac{1}{3} \quad \text{linearly graded profile}$$

$$C_{j}o = C_{j}(v) \, |_{V = o} \quad \text{in} \quad (3.12d)$$

$$C_{eff} = \frac{AR}{\Delta V} = \frac{G_{j}(v_{2}) - Q_{j}(v_{1})}{v_{2} - v_{1}}$$

$$= \frac{1}{v_{2} - v_{1}} \int_{V_{1}}^{V_{2}} c_{j}(v) dv$$


$$= \frac{A c_{jo} p_{o}}{(v_{2} - v_{1})(1 - m)} \left[ (1 - \frac{v_{2}}{p_{o}})^{1 - m} - (1 - \frac{v_{1}}{p_{o}})^{1 - m} \right]$$

$$For m = \frac{1}{2} (abrupt junction)$$


$$C_{eff} = \frac{2A c_{jo} p_{o}}{v_{2} - v_{1}} \left[ (1 - \frac{v_{2}}{p_{o}})^{1 - m} - (1 - \frac{v_{1}}{p_{o}})^{1 - m} \right]$$

$$= A c_{jo} K_{eff}$$
(3.132)

where
$$Y = \frac{2\sqrt{p_0}}{V_2 - V_1} \left( \sqrt{\frac{p_0}{p_0} - V_2} - \sqrt{\frac{p_0}{p_0} - V_1} \right)$$
and  $0 < \frac{y}{2} < 1$ 



$$\frac{\mathcal{E}_{77}}{2} \frac{q}{(NAN)} \frac{1}{\phi_{o}}$$
=\[
\left[\frac{11-7 \times 25 \times 10^{14} \left[\frac{6}{n}\right] \times 1.6 \times 10^{19} \right[\frac{1}{c}\right] \left[\frac{1.6 \times 10^{19} \times 22 \times 10^{19}}{1.6 \times 10^{19} \times 22 \times 10^{19}}
\]
= \[
\left[\frac{11-7 \times 25 \times 10^{14} \left[\frac{6}{n}\right] \times 1.6 \times 10^{19} \right[\frac{1}{c}\right]}{\left[\frac{1}{c}\right]} \\
\times \left[\frac{1}{c}\right] \times 10^{19} \right[\frac{1}{c}\right] \times 1.6 \times 10^{19} \right] \\
\times \left[\frac{1}{c}\right] \times 1.6 \times 10^{19} \right] \times 1.6 \times 10^{19} \right] \\
\times \left[\frac{1}{c}\right] \times 1.6 \times 1.6 \times 10^{19} \right] \times 1.6 \times 1.7 \times 1.




## Variability

- Scaled device dimensions leading to increased impact of variations
  - Device physics
  - Manufacturing
- Temporal and environmental
- · Impacts performance, power (mostly leakage) and manufacturing yield
- More pronounced in low-power design due to reduced supply/threshold voltage ratios

Slide 2.32


The topic of variability rounds out the discussion of the nanometer transistor and its properties. It has always been the case that transistor parameters such as the geometric dimen-sions or the threshold vol-tage are not deterministic. When sampled between wafers, within a wafer, or even over a die, each of these parameters exhibits a statistical nature. In the transistor parameters such

statistical nature. In the past, the projection of the performance space yielded quite a narrow distribution. This is easily understandable. When the supply voltage is 3 V and the threshold is at 0.5 V, a 25 mV variation in the threshold has only a small impact on the performance and leakage of the digital module. However, when the supply voltage is at 1 V and the threshold at 0.3 V, the same variation has a much larger impact. So, in past generation processors it was sufficient to evaluate a design over its worst-case corners (FF, SS, FS, SF) in addition to the nominal operation point to determine the yield distributions. Today, this is not sufficient, as the performance distributions have become much wider, and a pure worst-case analysis leads to wasteful design and does not give a good yield perspective either.



Slide 2.33 While variations influence the high-performance design regime, their impact is far regime, their impact is far more pronounced in the low-power design arena. First of all, the prediction of leakage currents becomes hard. The sub-threshold current is an exponential func-tion of the threshold voltage, and each variation in the latand each variation in the lat-ter is amplified in a major way in leakage fluctuations. This is illustrated very well in the performance-leakage distribution plot (for 130 nm

over a large number of dies (and wafers), gate performance varies over 30%, while the leakage current fluctuates by a factor of 5. Observe that the leakiest designs are also the ones with the highest performance (this should be no surprise).




## Slide 2.17

Slide 2.17

Quite a number of times in the introduction, we have alluded to the increasing effects of "leakage" currents in the nanometer MOS transistor. An ideal MOS transistor (at least form a diright perspective) from a digital perspective) should not have any cur-rents flowing into the bulk (or well), should not conduct any current between drain and source when off, and should have an infinite


side, a number of circles are causing the contemporary devices to digress from this local model. Leakage currents, flowing through the reverse-biased source-bulk and drain-bulk princtions, have always been present. Yet, the levels are so small that their effects could generally be ignored, except in circuitry that relies on charge storage such as DRAMs and dynamic logic. The scaling of the minimum feature sizes has introduced some other leakage effects that are far more influential and exceed junction leakage currents by 3–5 orders of magnitude. Most important are the sub-threshold drain-source and the gate leakage effects, which we will discuss in more detail.



Slide 2.18

In earlier slides, we have alluded to a relationship between the value of the threshold voltage  $V_{\rm TH}$  and (sub-threshold) leakage.
When the gate voltage of a transistor is lowered below the threshold voltage, the transistor does not turn off transistor does not turn off instantaneously. In fact, the transistor enters the so-called "sub-threshold regime" (or weak inversion). In this operation mode, the drain-source current becomes an exponential function of V<sub>GS</sub>. This, is clearly observed. This is clearly observed from the ID-VGS curves, if

the current is plotted on a logarithmic scale.



# Models for Sub-100 nm CMOS Transistors vel. saturation

## Slide 2.8

Simplicity comes at a cost however. Comparing the I-V curves produced by the model to those of the actual devices (BSIM-4 SPICE model), a large dis-crepancy can be observed for intermediate values of Fps (around Fpsa). When using the model for the derivation of propagation delays (performance) of a CMOS gate, accuracy in this section of the overall operation region is not that crucial. What is most important is that the values

of current at the highest values of  $V_{DS}$  and  $V_{GS}$  are predicted correctly – as these predominantly determine the charge and discharge times of the output capacitor. Hence, the propagation delay error is only a couple of percents, which is only a small penalty for a major reduction in model

# Gate-Leakage Mechanisms $I_{\rm ox}/E^2$ 1E-08 A\*cm<sup>2</sup>/MV<sup>2</sup> 1E-10 1E-11 1E-12 1F\_13 1E-15 1/E (MV/cm)<sup>-1</sup> Direct-oxide tunneling dominates for lower $T_{\rm ox}$

is direct-oxide tunneling.

## Slide 2.26

Gate leakage finds its source in two different mechanisms: Fowler-Nordheim (FN) tunneling, and direct-oxide tunneling. FN tunneling is an effect that has been effectively used in the been effectively used in the design of non-volatile mem-ories, and is already quite substantial for oxide thickness larger than 6 nm. Its onset requires high electricfield strengths, though, With reducing oxide thick-nesses, tunneling starts to occur at far lower field strengths. The dominant effect under these conditions

## Sub-threshold Current

Sub-threshold behavior can be modeled physically

$$I_{\mathrm{DS}} = 2n\mu C_{\mathrm{os}} \frac{W}{L} \left(\frac{kT}{q}\right)^2 \frac{v_{\mathrm{os}} v_{\mathrm{min}}}{e^{-kT/q}} \left(1 - \mathrm{e}^{\frac{V_{\mathrm{os}} v_{\mathrm{min}}}{kT/q}}\right) = I_{\mathrm{S}} \mathrm{e}^{\frac{V_{\mathrm{os}} v_{\mathrm{min}}}{kT/q}} \left(1 - \mathrm{e}^{\frac{V_{\mathrm{min}}}{kT/q}}\right)$$

where n is the slope factor ( $\geq$ 1, typically around 1.5) and  $I_s = 2n\mu C_o$ 

Very often expressed in base 10

expressed in base 10 =1 for 
$$I_{\rm DS} = I_{\rm S} \, 10^{\frac{-n V_{\rm DS}}{S}} \left(1-10^{\frac{-n V_{\rm DS}}{S}}\right)^{\frac{-n V_{\rm DS}}{S}}$$

where  $\mathit{S} = n \; (\frac{kT}{r}) \ln(10)$ , the  $\mathit{sub-threshold swing}$ , ranging between 60 mV and 100 mV

# Alpha Power Law Model

- Alternate approach, useful for hand analysis of propagation delay

$$I_{DS} = \frac{W}{2L} \mu C_{ex} (V_{GS} - V_{TH})^{\alpha}$$

- This is not a physical model - Parameter  $\alpha$  is between
- Parameter  $\alpha$  is between 1 and 2. In 65–180 nm CMOS technology  $\alpha$  ~ 1.2–1.3
- Simply empirical:

  Can fit (in minimum me squares sense) to a va or's, V<sub>TH</sub>

  Need to find one with minimum square server.

[Ref: Sakurai, JSSC'90]

## Slide 2.9


Even simpler is the alpha model, introduced by Sakurai and Newton in 1990, which does not even attempt to approximate the actual I–V curves. The values of  $\alpha$  and  $V_{\mathrm{TH}}$ The values of  $\alpha$  and  $V_{\rm TH}$  are purely empirical, chosen such that the propagation delay of a digital gate, approximated by  $\frac{KF_{00}}{V_{\rm TD}}$ , best resembles the propagation delay curves obtained from simulation. Typically, curve-fitting techniques do not yield unique solutions

curve-fitting techniques such as the minimum-mean square (MMS) are used. Be aware that these do not yield unique solutions

and that it is up to the modeler to find the ones with the best fit.

Owing to its simplicity, the alpha model is the corner stone of the optimization framework scussed in later chapters.

Slide 2.28



- Equivalent Oxide Thickness = EOT  $^-$ T $_{\rm ce}$   $^-$ T $_{\rm g}$   $^+$ (3.9/ $^+$  $_{\rm g}$ ), where 3.9 is relative permittivity of SiO $_{\rm p}$  and  $^ _{\rm g}$  is relative permittivity of Rip4- $^+$  material Currently SOJN: Candidate materials: HIO $_{\rm g}$  ( $^ _{\rm cet}$  =15–30); HISiO $_{\rm g}$  ( $^ _{\rm cet}$  =12–16) Often conditions with metal gate

Reduced Gate Leakage for Similar Drive Current

The MOS transistor current is proportional to the *pro*cess transconductance parameter  $k' = \mu C_g = \mu \varepsilon / t_g$ . To increase k' through scaling, one must either find a way to increase the mobility of the carriers or increase the gate capacitance (per unit area). The former requires a fundamental change in the device structure (to be discussed later). With the traditional way of increasing the gate capacitance (i.e., scaling  $T_g$ ) running out of steam, the only

remaining option is to look for gate dielectrics with a higher permittivity  $\epsilon$  - the so-called high-k

### 6 Executive Summary

This was the (First) Era of Geometrical (classical) Scaling. This type of scaling was the foundation of the National Technology Roadmap for Semiconductors (NTRS) initiated in 1991.

The ITRS laid out the foundations of the (Second) Era: Equivalent Scaling (e.g., strained silicon, high-K/metal gate, Multigate transistors and use of non-silicon semiconductors in general) between 1998 and 2000.



The implementation of these technologies successfully supported the growth of the semiconductor industry in the past decade and it will continue to do so until the end of the present decade and beyond.


and reyond.

In the next decade ITRS 2.0 predicts that the advent of the third phase of scaling "3D Power Scaling" will become the driver of the rejuvented seminoductor industry and this answers the question posed before about the future of the semiconductor industry. "Fee the semiconductor industry." Fee the semiconductor industry will continue to be a key enabler of the loE"

Moore's Law is now entering into a third phase characterized by vertical integration and performance specifications driven towards reduction of power in either the active or the stand-by modes.

Fig. 3.1 The Ideal MOS Transistor

Electrical Properties							
YEAR OF PRODUCTION	2015	2017	2019	2021	2024	2027	2030
Logic device technology naming	P70M56	P48M36	P42M24	P32M20	P24M12G1	P24M12G2	P24M12G3
Logic industry "Node Range" Labeling (nm)	"16/14"	"11/10"	"8/7"	"6/5"	"4/3"	"3/2.5"	"2/1.5"
Logic device structure options	FINFET	FINFET	FinFET	FINFET	VGAA, M3D	VGAA, M3D	VGAA, M3D
			_	VGAA	vertical	- A A	_
DEVICE ELECTRICAL SPECS				- WTEYA	, o 21 41 cao	#AA	
Power Supply Voltage - Vdd (V)	0.80	0.75	0.70	0.65	0.55	0.45	0.40
Subthreshold slope - ImV/decl	75	70	68	65	40	25	25
Inversion layer thickness - Inml	1.10	1.00	0.90	0.85	0.80	0.80	0.80
Vt sat (mV) at Ioff=100nA/µm - HP	129	129	133	136	84	52	52
Vt sat (mV) at loff=100pA/µm - LP	351	336	333	326	201	125	125
Effective mobility (cm2/V,s)	200	150	120	100	100	100	100
Rext (Ohms, um) - HP Lovic	280	238	202	172	146	124	106
Ballisticity, Injection velocity (cm/s)	1,20E-07	1,32E-07	1.45E-07	1.60E-07	1.76E-07	1.93E-07	2.13E-07
Vdsat (V) - HP Logic	0.115	0.127	0.136	0.128	0.141	0.155	0.170
Vdsat (V) - LP Logic	0.125	0.141	0.155	0.153	0.169	0.186	0.204
lon (μA/um) at loff=100nA/μm - HP logic w/ Rext=0	2311	2541	2782	2917	3001	2670	2408
lon (μΑ/μm) at Ioff=100nA/μm - HP logic, after Rext	1177	1287	1397	1476	1546	1456	1391
Ion (μΑ/μm) at Ioff=100pA/μm - LP logic w/ Rext=0	1455	1567	1614	1603	2008	1933	1582
lon (μΑ/μm) at loff=100pA/μm - LP logic, after Rext	596	637	637	629	890	956	821
Cch, total (fF/µm2) - HP/LP Logic	31.38	34.52	38.35	40.61	43.14	43.14	43.14
Crate, total (fF/10n) - HP Logic	1.81	1.49	1.29	0.97	1.04	1.04	1.04
gate, total (fF/sm) - LP Logic	1.96	1.66	1.47	1.17	1.24	1.24	1.24
V/I (ps) - FO3 load, HP Logic	3.69	2.61	1.94	1.29	1.11	0.96	0.89
(CV) (1/ps) - FO3 load, HP Logic	0.27	0.38	0.52	0.78	0.90	1.04	1.12
Energy per switching [CV2] fi/switching) - FO3 load, HP Logic	3.47	2.52	1.89	1.24	0.94	0.63	0.50



## Slide 2.29

The advantages offered by high-k gate dielectrics are quite clear: faster transis-tors and/or reduced gate leakage.




Device and Technology Innovations

Strained silicon

Silicon-on-Insulator

 Dual-gated devices Very high mobility devices
 MEMS – transistors



- in lower dynamic power Faster sub-threshold roll-off (close to 60 mV/decade) Random threshold fluctuations eliminated in fully-depleted SOI Reduced impact of soft-errors
- depleted SOI Reduced impact of But More expensive Secondary effects

as drain and source diffusions down to the insulate layer. Held planeties expectations can exhabitatily reduced, which translates directly into power savings. Another activations is the higher to be railly reduced, which translates directly into power savings. Another activations is the higher to be railly reduced, which translates ing the sheal of Movi (decole), reducing leakage. Finally, the sensitivity to she or errors is reduced owing to the smaller collection efficiency, leading to a more reliable transistor. There are some important negatives as well. The addition of the SO<sub>2</sub> bayes and the thin silicon layer increases the cost of the substrate material, and may impact the yield as well. In addition, some secondary effects should be noted. The SOI transistor is essentially a three-terminal device without a bulk for body control technique. The floating transistor body also introduces some interesting (romically speaking...) features such as hysteries and state-dependency.


Device engineers differentiate between two types of SOI transistors; partially-depleted (PD-SOI). The theatter, the silicon buye is so thin that it is completed depleted under nominal transistor operation, which means that the depletion/inversion layer under the gate body effects, and an ideal sub-threedold stope is theoretically achievable. From a variation perspective, the threshold voltage becomes independent of the doping in the channel, effectively eliminating a source of random variations (and sizes of misle 2.31). Plo-SOI requires the depositing of extremely this silicon layers (3-5 times thinner than the gate length).


# FinFETs - An Entirely New Device Architecture 1.E-04 1.E-06 1.E-08 1.E-10 Fin width: 30 nm lest: 215 nA/µm -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 1.E-12 1.E-14 S=69 mV/decade Suppressed short-channel effects Higher on-current for reduced leakage Undoped channel – No random dopant fluctuations [Ref: X. Huang, IEDM'99]


Slide 2.45 The FinFET (called a tri-The FinFEI (called a tri-gate transistor by Intel) is an entirely different tran-sistor structure that actu-ally offers some properties similar to the ones offered by the device presented in the previous slide. The term FinFET was coined by FinFET was coined by researchers at the Univer-sity of California at Berkeley to describe a non-planar. double-gated transistor built on an SOI substrate. The distinguishing characteristic of the FinFET is that the controlling gate is wrapped around a thin silicon "fin",

which forms the body of the device. The dimensions of the fin determine the effective channel length of the device. The device structure has shown the potential to scale the channel length to values that are hard, if not impossible, to accomplish in traditional planar devices. In fact, operational transistors with channel lengths down to 7 nm have been demonstrated.

In addition to a suppression of deep submiscion effects, a crucial advantage of the device is again increased control, as the gate wraps (almost) completely around the channel.







Slide 2.47
The fact that the FinFET and its cousins are dramatically different devices compared to your standard bulk MOS transistor is best-illustrated with these pictures from Berkeley and Intel. The process steps that set and control the physical dimensions are entirely different. Although this creates new opportu-